|Non-Confidential||PDF version||ARM 100232_0002_00_en|
|Home > ETM-M33 Register Descriptions > ETM-M33 registers > Implementation Specific Register 0|
The TRCIMSPEC0 shows the presence of any implementation specific features, and enables any features that are provided.
The following figure shows the TRCIMSPEC0 bit assignments.
The following table shows the TRCIMSPEC0 bit assignments.
Table B1-29 TRCIMSPEC0 bit assignments
|[3:0]||SUPPORT||Set to 0. No implementation specific extensions are supported.|