B1.16 Implementation Specific Register 0

The TRCIMSPEC0 shows the presence of any implementation specific features, and enables any features that are provided.

Usage constraints
There are no usage constraints.
Configurations
Available in all configurations.
Attributes
See the register summary in Table B1-1 ETM-M33 register summary and Table B1-5 Implementation specific and identification registers.

The following figure shows the TRCIMSPEC0 bit assignments.

Figure B1-19 TRCIMSPEC0 bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


The following table shows the TRCIMSPEC0 bit assignments.

Table B1-29 TRCIMSPEC0 bit assignments

Bits Name Function
[31:4] - res0.
[3:0] SUPPORT Set to 0. No implementation specific extensions are supported.
Non-ConfidentialPDF file icon PDF versionARM 100232_0002_00_en
Copyright © 2016, 2017 ARM Limited or its affiliates. All rights reserved.