B1.29.1 Integration ATB Identification Register

The TRCITATBIDR sets the state of output pins.

The output pins are listed in Table B1-44 TRCITATBIDR bit assignments.

Usage constraints
  • Available when bit[0] of TRCITCTRL is set to 1.
  • The value of the register sets the signals on the output pins when the register is written.
Available in all configurations.
See the register summary in Table B1-1 ETM-M33 register summary,Table B1-9 Integration test registers, and Table B1-42 Output signals that the integration test registers can control.

The following figure shows the TRCITATBIDR bit assignments.

Figure B1-32 TRCITATBIDR bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.

The following table shows the TRCITATBIDR bit assignments.

Table B1-44 TRCITATBIDR bit assignments

Bits Name Function
[31:7] - Reserved. Read undefined.
[6:0] ID Drives the ATIDMI[6:0] output pin.
Non-ConfidentialPDF file icon PDF versionARM 100232_0002_00_en
Copyright © 2016, 2017 ARM Limited or its affiliates. All rights reserved.