B1.29.2 Integration Instruction ATB In Register

The TRCITIATBINR reads the state of the input pins.

The input pins are listed in Table B1-45 TRCITIATBINR bit assignments.

Usage constraints
  • Available when bit[0] of TRCITCTRL is set to 1.
  • The values of the register bits depend on the signals on the input pins when the register is read.
Configurations
Available in all configurations.
Attributes
See the register summary in Table B1-1 ETM-M33 register summary,Table B1-9 Integration test registers, and Table B1-42 Output signals that the integration test registers can control.

The following figure shows the TRCITIATBINR bit assignments.

Figure B1-33 TRCITIATBINR bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


The following table shows the TRCITIATBINR bit assignments.

Table B1-45 TRCITIATBINR bit assignments

Bits Name Function
[31:2] - Reserved. Read undefined.
[1] AFVALIDM Returns the value of the AFVALIDMI input pina.
[0] ATREADYM Returns the value of the ATREADYMI input pin.
a

When an input pin is LOW, the corresponding register bit is 0.

When an input pin is HIGH, the corresponding register bit is 1.

The TRCITIATBINR bit values always correspond to the physical state of the input pins.

Non-ConfidentialPDF file icon PDF versionARM 100232_0002_00_en
Copyright © 2016, 2017 ARM Limited or its affiliates. All rights reserved.