B1.29.4 Integration Mode Control Register

The TRCITCTRL enables topology detection or integration testing, by putting ETM-M33 into integration mode.

Usage constraints
ARM recommends that you perform a debug reset after using integration mode.
Available in all configurations.
See the register summary in Table B1-1 ETM-M33 register summary and Table B1-10 CoreSight management registers.

The following figure shows the TRCITCTRL bit assignments.

Figure B1-35 TRCITCTRL bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.

The following table shows the TRCITCTRL bit assignments.

Table B1-47 TRCITCTRL bit assignments

Bits Name Function
[31:1] - res0.
[0] IME

Integration mode enable:

0ETM-M33 is not in integration mode. This is the reset value.
1ETM-M33 is in integration mode.
Non-ConfidentialPDF file icon PDF versionARM 100232_0002_00_en
Copyright © 2016, 2017 ARM Limited or its affiliates. All rights reserved.