B1.36 Peripheral Identification Registers

The TRCPIDR0-7 provides the standard Peripheral ID required by all CoreSight components.

Usage constraints
Only bits[7:0] of each register are used. This means that TRCPIDR0-7 define a single 64-bit Peripheral ID, as the following figure shows.
Configurations
Available in all configurations.
Attributes
See the register summary in Table B1-1 ETM-M33 register summary and Table B1-10 CoreSight management registers.

The following figure shows the mapping between TRCPIDR0-7 and the single 64-bit Peripheral ID value.

Figure B1-42 Mapping between TRCPIDR0-7 and the Peripheral ID value
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


The following figure shows the Peripheral ID bit assignments in the single conceptual Peripheral ID register.

Figure B1-43 Peripheral ID fields
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


The following table shows the values of the fields when reading this set of registers. The ARM® Embedded Trace Macrocell Architecture Specification ETMv4 gives more information about many of these fields.

The registers are listed in order of register name, from most significant (TRCPIDR7) to least significant (TRCPIDR0). This does not match the order of the register offsets.

Table B1-54 TCRPIDR0-7 bit assignments

Register Register number Register offset Bits Value Description
TRCPIDR7 0x3F7 0xFDC [31:8] - res0.
[7:0] 0x00 res0.
TRCPIDR6 0x3F6 0xFD8 [31:8] - res0.
[7:0] 0x00 res0.
TRCPIDR5 0x3F5 0xFD4 [31:8] - res0.
[7:0] 0x00 res0.
TRCPIDR4 0x3F4 0xFD0 [31:8] - res0.
[7:4] 0x0 n, where 2n is number of 4KB blocks used.
[3:0] 0x4 JEP 106 continuation code.
TRCPIDR3 0x3FB 0xFEC [31:8] - res0.
[7:4] 0x0 RevAnd (at top level). Manufacturer revision number.
[3:0] 0x0

Customer Modified.

0x0 indicates from ARM.

TRCPIDR2 0x3FA 0xFE8 [31:8] - res0.
[7:4]

See the Description column for more information.

Revision Number of Peripheral. This value is the same as the Implementation revision field of the TRCIDR1, see B1.18 ID Register 1.
[3] 0x1 Always 1. Indicates that a JEDEC assigned value is used.
[2:0] 0x3 JEP 106 identity code [6:4].
TRCPIDR1 0x3F9 0xFE4 [31:8] - res0.
[7:4] 0xB JEP 106 identity code [3:0].
[3:0] 0xD

Part Number[11:8].

TRCPIDR0 0x3F8 0xFE0 [31:8] - res0.
[7:0] 0x21

Part Number [7:0].

Non-ConfidentialPDF file icon PDF versionARM 100232_0002_00_en
Copyright © 2016, 2017 ARM Limited or its affiliates. All rights reserved.