Chapter 2 AArch64 Register Descriptions

This chapter describes the AArch64 registers for the Cortex®‑A35 processor Advanced SIMD and floating-point support.

It contains the following sections:
Non-ConfidentialPDF file icon PDF versionARM 100238_0002_00_en
Copyright © 2015-2017 ARM Limited or its affiliates. All rights reserved.