2.5 Media and VFP Feature Register 0

The MVFR0_EL1 characteristics are:

Purpose
Describes the features provided by the AArch32 Advanced SIMD and floating-point implementation.
Usage constraints

This register is accessible as follows:

EL0 EL1(NS) EL1(S) EL2 EL3 (SCR.NS = 1) EL3(SCR.NS = 0)
- RO RO RO RO RO
Configurations

MVFR0_EL1 is architecturally mapped to AArch32 register MVFR0. See 3.5 Media and VFP Feature Register 0.

Attributes
MVFR0_EL1 is a 32-bit register.
Figure 2-3 MVFR0_EL1 bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


FPRound, [31:28]

Indicates the rounding modes supported by the floating-point hardware:

0x1All rounding modes supported.
FPShVec, [27:24]

Indicates the hardware support for floating-point short vectors:

0x0Not supported.
FPSqrt, [23:20]

Indicates the hardware support for floating-point square root operations:

0x1Supported.
FPDivide, [19:16]

Indicates the hardware support for floating-point divide operations:

0x1Supported.
FPTrap, [15:12]

Indicates whether the floating-point hardware implementation supports exception trapping:

0x0Not supported.
FPDP, [11:8]

Indicates the hardware support for floating-point double-precision operations:

0x2Supported, VFPv3 or greater.

See the ARM® Architecture Reference Manual ARMv8, for ARMv8-A architecture profile for more information.

FPSP, [7:4]

Indicates the hardware support for floating-point single-precision operations:

0x2Supported, VFPv3 or greater.

See the ARM® Architecture Reference Manual ARMv8, for ARMv8-A architecture profile for more information.

SIMDReg, [3:0]

Indicates support for the Advanced SIMD register bank:

0x2Supported, 32 x 64-bit registers supported.

See the ARM® Architecture Reference Manual ARMv8, for ARMv8-A architecture profile for more information.

To access the MVFR0_EL1:

MRS <Xt>, MVFR0_EL1 ; Read MVFR0_EL1 into Xt

The following table shows the register access encoding.

Table 2-5 MVFR0_EL1 access encoding

op0 op1 CRn CRm op2
11 000 0000 0011 000
Non-ConfidentialPDF file icon PDF versionARM 100238_0002_00_en
Copyright © 2015-2017 ARM Limited or its affiliates. All rights reserved.