2.6 Media and VFP Feature Register 1

The MVFR1_EL1 characteristics are:

Purpose
Describes the features provided by the AArch32 Advanced SIMD and floating-point implementation.
Usage constraints

This register is accessible as follows:

EL0 EL1(NS) EL1(S) EL2 EL3 (SCR.NS = 1) EL3(SCR.NS = 0)
- RO RO RO RO RO
Configurations

MVFR1_EL1 is architecturally mapped to AArch32 register MVFR1. See 3.6 Media and VFP Feature Register 1.

Attributes
MVFR1_EL1 is a 32-bit register.
Figure 2-4 MVFR1_EL1 bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


SIMDFMAC, [31:28]

Indicates whether the Advanced SIMD and floating-point unit supports fused multiply accumulate operations:

0x1Implemented.
FPHP, [27:24]

Indicates whether the Advanced SIMD and floating-point unit supports half-precision floating-point conversion instructions:

0x2Instructions to convert between half-precision and single-precision, and between half-precision and double-precision, implemented.
SIMDHP, [23:20]

Indicates whether the Advanced SIMD and floating-point unit supports half-precision floating-point conversion operations:

0x1Implemented.
SIMDSP, [19:16]

Indicates whether the Advanced SIMD and floating-point unit supports single-precision floating-point operations:

0x1Implemented.
SIMDInt, [15:12]

Indicates whether the Advanced SIMD and floating-point unit supports integer operations:

0x1Implemented.
SIMDLS, [11:8]

Indicates whether the Advanced SIMD and floating-point unit supports load/store instructions:

0x1Implemented.
FPDNaN, [7:4]

Indicates whether the floating-point hardware implementation supports only the Default NaN mode:

0x1Hardware supports propagation of NaN values.
FPFtZ, [3:0]

Indicates whether the floating-point hardware implementation supports only the Flush-to-Zero mode of operation:

0x1Hardware supports full denormalized number arithmetic.

To access the MVFR1_EL1:

MRS <Xt>, MVFR1_EL1 ; Read MVFR1_EL1 into Xt

The following table shows the register access encoding.

Table 2-6 MVFR1_EL1 access encoding

op0 op1 CRn CRm op2
11 000 0000 0011 001
Non-ConfidentialPDF file icon PDF versionARM 100238_0002_00_en
Copyright © 2015-2017 ARM Limited or its affiliates. All rights reserved.