|Non-Confidential||PDF version||ARM 100241_0001_00_en|
|Home > Preface > About this book|
This Technical Reference Manual is for the Cortex®‑A32 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.
n identifier indicates the revision status of the product described in this book, for example, r
|r||Identifies the major revision of the product, for example, r1.|
|p||Identifies the minor revision or modification status of the product, for example, p2.|
This manual is written for system designers, system integrators, and programmers who are designing or programming a System-on-Chip (SoC) that uses the Cortex®‑A32 processor.
This book contains information that is specific to this product. See the following documents for other relevant information.
The following confidential books are only available to licensees: