A12.2 Memory map for the GIC CPU interface

The GIC CPU Interface is a memory-mapped interface. It is offset from PERIPHBASE.

If GICCDISABLE is asserted, the registers are not available.

Table A12-1 GIC memory map

Address range Functional block
0x00000-0x01FFF CPU Interface
0x02000-0x0FFFF Reserved
0x10000-0x10FFF Virtual Interface Control
0x11000-0x1FFFF Reserved
0x20000-0x21FFF Virtual CPU Interface
0x22000-0x2EFFF Reserved
0x2F000-0x30FFF Alias of Virtual CPU Interface
0x31000-0x3FFFF Reserved
Non-ConfidentialPDF file icon PDF versionARM 100241_0001_00_en
Copyright © 2016, 2017 ARM Limited or its affiliates. All rights reserved.