Chapter A5 Cache Behavior and Cache Protection

This chapter describes the CPU and SCU cache protection features of the Cortex®‑A32 processor.

It contains the following sections:
Non-ConfidentialPDF file icon PDF versionARM 100241_0001_00_en
Copyright © 2016, 2017 ARM Limited or its affiliates. All rights reserved.