C2.4 PMU interrupts

The processor asserts the nPMUIRQ signal when an interrupt occurs that the PMU generated.

You can route this signal to an external interrupt controller for prioritization and masking. It is the only mechanism that signals this interrupt to the processor.

This interrupt is also driven as a trigger input to the CTI.

Non-ConfidentialPDF file icon PDF versionARM 100241_0001_00_en
Copyright © 2016, 2017 ARM Limited or its affiliates. All rights reserved.