B1.17 c14 registers

The processor can access different 32-bit wide system registers. Registers where CRn has the value fourteen are called c14 registers.

The following table shows the CP15 system registers when the processor is in AArch32 state and the value of CRn is c14. See the ARM® Architecture Reference Manual ARMv8, for ARMv8-A architecture profile for more information.

Table B1-16 c14 register summary

Op1 CRm Op2 Name Reset Description
0 c0 0 CNTFRQ UNK

Timer Counter Frequency Register

c1 0 CNTKCTL -

Timer Control Register

The reset value for bits[9:8, 2:0] is 0b00000.

c2 0 CNTP_TVAL UNK

Physical Timer Value Register

1 CNTP_CTL

-

Physical Timer Control Register

The reset value for bit[0] is 0.

c3 0 CNTV_TVAL UNK

Virtual Timer TimerValue Register

1 CNTV_CTL -

Counter-timer Virtual Timer Control Register

The reset value for bit[0] is 0.

c8 0 PMEVCNTR0 UNK Performance Monitor Event Count Registers
1 PMEVCNTR1 UNK
2 PMEVCNTR2 UNK
3 PMEVCNTR3 UNK
4 PMEVCNTR4 UNK
5 PMEVCNTR5 UNK
c12 0 PMEVTYPER0 UNK

Performance Monitor Event Type Registers

1 PMEVTYPER1 UNK
2 PMEVTYPER2 UNK
3 PMEVTYPER3 UNK
4 PMEVTYPER4 UNK
5 PMEVTYPER5 UNK
c15 7 PMCCFILTR 0x00000000 Performance Monitor Cycle Count Filter Register.
4 c1 0 CNTHCTL

-

Timer Control Register (EL2)

The reset value for bit[2] is 0 and for bits[1:0] is 0b11.

c2 0 CNTHP_TVAL UNK Physical Timer TimerValue (EL2)
1 CNTHP_CTL -

Physical Timer Control Register (EL2)

The reset value for bit[0] is 0.

Non-ConfidentialPDF file icon PDF versionARM 100241_0001_00_en
Copyright © 2016, 2017 ARM Limited or its affiliates. All rights reserved.