B1.102 Revision ID Register

The REVIDR characteristics are:

Purpose
Provides implementation-specific minor revision information that can be interpreted only in conjunction with the Main ID Register.
Usage constraints

This register is accessible as follows:

EL0

(NS)

EL0

(S)

EL1

(NS)

EL1

(S)

EL2

EL3

(SCR.NS = 1)

EL3

(SCR.NS = 0)

- - RO RO RO RO RO
Configurations

There is one copy of this register that is used in both Secure and Non-secure states.

Attributes
REVIDR is a 32-bit register.
Figure B1-55 REVIDR bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


ID number, [31:0]

Implementation-specific revision information. The reset value is determined by the specific Cortex®‑A32 processor implementation.

0x00000000Revision code is zero.

To access the REVIDR:

MRC p15, 0, <Rt>, c0, c0, 6; Read REVIDR into Rt

Register access is encoded as follows:

Table B1-87 REVIDR access encoding

coproc opc1 CRn CRm opc2
1111 000 0000 0000 110
Non-ConfidentialPDF file icon PDF versionARM 100241_0001_00_en
Copyright © 2016, 2017 ARM Limited or its affiliates. All rights reserved.