B1.107 Secure Debug Enable Register

The SDER characteristics are:

Purpose
Controls invasive and non-invasive debug in the Secure EL0 state.
Usage constraints

This register is accessible as follows:

EL0

(NS)

EL0

(S)

EL1

(NS)

EL1

(S)

EL2

EL3

(SCR.NS = 1)

EL3

(SCR.NS = 0)

- - - RW - RW RW
Configurations

This register is accessible only in Secure state.

Attributes
SDER is a 32-bit register.
Figure B1-60 SDER bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


[31:2]
Reserved, res0.
SUNIDEN, [1]

Secure User Non-invasive Debug Enable. The possible values are:

0Non-invasive debug not permitted in Secure EL0 state. This is the Warm reset value.
1Non-invasive debug permitted in Secure EL0 state.
SUIDEN, [0]

Secure User Invasive Debug Enable. The possible values are:

0Invasive debug not permitted in Secure EL0 state. This is the Warm reset value.
1Invasive debug permitted in Secure EL0 state.

To access the SDER:

MRC p15,0,<Rt>,c1,c1,1 ; Read SDER into Rt
MCR p15,0,<Rt>,c1,c1,1 ; Write Rt to SDER

Register access is encoded as follows:

Table B1-92 SDER access encoding

coproc opc1 CRn CRm opc2
1111 000 0001 0001 001
Non-ConfidentialPDF file icon PDF versionARM 100241_0001_00_en
Copyright © 2016, 2017 ARM Limited or its affiliates. All rights reserved.