|Non-Confidential||PDF version||ARM 100241_0001_00_en|
|Home > Register Descriptions > AArch32 system registers > TTBCR with Short-descriptor translation table format|
TTBCR has a specific format when using the Short-descriptor translation table format. TTBCR.EAE determines which format of the register is in use.
The following figure shows the TTBCR bit assignments when TTBCR.EAE is 0.
Extended Address Enable.
|Use the 32-bit translation system, with the Short-descriptor translation table format.|
Translation table walk disable for translations using TTBR1. This bit controls whether a translation table walk is performed on a TLB miss, for an address that is translated using TTBR1. The possible values are:
|Perform translation table walks using TTBR1.|
Translation table walk disable for translations using TTBR0. This bit controls whether a translation table walk is performed on a TLB miss for an address that is translated using TTBR0. The possible values are:
|Perform translation table walks using TTBR0.|
Indicate the width of the base address held in TTBR0. In TTBR0, the base address field is bits[31:14-N]. The value of N also determines:
N can take any value from 0 to 7, that is, from 0b000 to 0b111.
When N has its reset value of 0, the translation table base is compatible with ARMv5 and ARMv6.
Resets to 0.