B1.57 Hyp Auxiliary Instruction Fault Status Syndrome Register

HAIFSR

The processor does not implement HAIFSR. This register is always res0.

Non-ConfidentialPDF file icon PDF versionARM 100241_0001_00_en
Copyright © 2016, 2017 ARM Limited or its affiliates. All rights reserved.