B1.64 Hyp Data Fault Address Register

The HDFAR characteristics are:

Purpose
Holds the virtual address of the faulting address that caused a synchronous Data Abort exception that is taken to Hyp mode.
Usage constraints

This register is accessible as follows:

EL0

(NS)

EL0

(S)

EL1

(NS)

EL1

(S)

EL2

EL3

(SCR.NS = 1)

- - - RW RW -

An execution in a Non-secure EL1 state, or in Secure state, makes the HDFAR unknown.

Configurations

HDFAR (S) is architecturally mapped to DFAR (S). See B1.48 Data Fault Address Register.

Attributes
HDFAR is a 32-bit register.
Figure B1-20 HDFAR bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


VA, [31:0]

The Virtual Address of faulting address of synchronous Data Abort exception.

To access the HDFAR:

MRC p15, 4, <Rt>, c6, c0, 0 ; Read HDFAR into Rt
MCR p15, 4, <Rt>, c6, c0, 0 ; Write Rt to HDFAR

Register access is encoded as follows:

Table B1-49 HDFAR access encoding

coproc opc1 CRn CRm opc2
1111 100 0110 0000 000
Non-ConfidentialPDF file icon PDF versionARM 100241_0001_00_en
Copyright © 2016, 2017 ARM Limited or its affiliates. All rights reserved.