B1.71 Hyp Vector Base Address Register

The HVBAR characteristics are:

Purpose
Holds the exception base address for any exception that is taken to Hyp mode.
Usage constraints

This register is accessible as follows:

EL0

(NS)

EL0

(S)

EL1

(NS)

EL1

(S)

EL2

EL3

(SCR.NS = 1)

EL3

(SCR.NS = 0)

- - - - RW RW -
Configurations
There are no configuration notes.
Attributes

HVBAR is a 32-bit register.

Figure B1-27 HVBAR bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


Vector Base Address, [31:5]
Bits[31:5] of the base address of the exception vectors, for exceptions taken in this exception level. Bits[4:0] of an exception vector are the exception offset.
[4:0]
Reserved, res0.

To access the HVBAR:

MRC p15, 4, <Rt>, c12, c0, 0 ; Read HVBAR into Rt
MCR p15, 4, <Rt>, c12, c0, 0 ; Write Rt to HVBAR

Register access is encoded as follows:

Table B1-55 HVBAR access encoding

coproc opc1 CRn CRm opc2
1111 100 1100 0000 000
Non-ConfidentialPDF file icon PDF versionARM 100241_0001_00_en
Copyright © 2016, 2017 ARM Limited or its affiliates. All rights reserved.