C7.12 External Debug Peripheral Identification Register 2

The EDPIDR2 characteristics are:

Purpose
Provides information to identify an external debug component.
Usage constraints

This register is accessible as follows:

Off DLK OSLK EDAD SLK Default
- - - - - RO

Table C1-1 Conditions on external register access to debug registers describes the condition codes.

Configurations
The EDPIDR2 is in the Debug power domain.
Attributes
See C7.1 Memory-mapped debug register summary.
Figure C7-10 EDPIDR2 bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


[31:8]

Reserved, res0.

Revision, [7:4]
0x1r0p1.
JEDEC, [3]
0b1RAO. Indicates a JEP106 identity code is used.
DES_1, [2:0]
0b011ARM Limited. This is the most significant nibble of JEP106 ID code.

The EDPIDR2 can be accessed through the external debug interface, offset 0xFE8.

Non-ConfidentialPDF file icon PDF versionARM 100241_0001_00_en
Copyright © 2016, 2017 ARM Limited or its affiliates. All rights reserved.