C7.14 External Debug Peripheral Identification Register 4

The EDPIDR4 characteristics are:

Purpose
Provides information to identify an external debug component.
Usage constraints

This register is accessible as follows:

Off DLK OSLK EDAD SLK Default
- - - - - RO

Table C1-1 Conditions on external register access to debug registers describes the condition codes.

Configurations
The EDPIDR4 is in the Debug power domain.
Attributes
See C7.1 Memory-mapped debug register summary.
Figure C7-12 EDPIDR4 bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


[31:8]

Reserved, res0.

Size, [7:4]
0x0Size of the component. Log2 the number of 4KB pages from the start of the component to the end of the component ID registers.
DES_2, [3:0]
0x4ARM Limited. This is the least significant nibble JEP106 continuation code.

The EDPIDR4 can be accessed through the external debug interface, offset 0xFD0.

Non-ConfidentialPDF file icon PDF versionARM 100241_0001_00_en
Copyright © 2016, 2017 ARM Limited or its affiliates. All rights reserved.