C8.6 ROM Table Peripheral Identification Register 0

The ROMPIDR0 characteristics are:

Purpose
Provides information to identify an external debug component.
Usage constraints

This register is accessible as follows:

Off DLK OSLK EDAD SLK Default
- - - - - RO

C1.4 External access permissions to debug registers describes the condition codes.

Configurations
The ROMPIDR0 is in the Debug power domain.
Attributes
See C8.3 ROM table register summary.
Figure C8-2 ROMPIDR0 bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


[31:8]

Reserved, res0.

Part_0, [7:0]

Least significant byte of the ROM table part number.

0xAB For v8 memory map.
0xE1 For v7 memory map.

The ROMPIDR0 can be accessed through the external debug interface, offset 0xFE0.

Non-ConfidentialPDF file icon PDF versionARM 100241_0001_00_en
Copyright © 2016, 2017 ARM Limited or its affiliates. All rights reserved.