C10.3 Status Register

The TRCSTATR characteristics are:

Indicates the ETM trace unit status.
Usage constraints
There are no usage constraints.
Available in all configurations.
See C10.1 ETM register summary.
Figure C10-2 TRCSTATR bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.

Reserved, res0.

Indicates whether the ETM trace unit registers are stable and can be read:

0The programmers model is not stable.
1The programmers model is stable.
IDLE, [0]

Idle status:

0The ETM trace unit is not idle.
1The ETM trace unit is idle.

The TRCSTATR can be accessed through the external debug interface, offset 0x00C.

Non-ConfidentialPDF file icon PDF versionARM 100241_0001_00_en
Copyright © 2016, 2017 ARM Limited or its affiliates. All rights reserved.