C10.6 Auxiliary Control Register

The TRCAUXCTLR characteristics are:

Purpose
The function of this register is to provide implementation defined configuration and control options.
Usage constraints
There are no usage constraints.
Configurations
Available in all configurations.
Attributes
See C10.1 ETM register summary.
Figure C10-5 TRCAUXCTLR bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


[31:8]
Reserved, res0.
COREIFEN, [7]

Keep core interface enabled regardless of trace enable register state. The possible values are:

0Core interface enabled is set by trace enable register state.
1Enable core interface, regardless of trace enable register state.
[6]

Reserved, res0.

AUTHNOFLUSH, [5]

Do not flush trace on de-assertion of authentication inputs. The possible values are:

0ETM trace unit FIFO is flushed and ETM trace unit enters idle state when DBGEN or NIDEN is LOW.
1ETM trace unit FIFO is not flushed and ETM trace unit does not enter idle state when DBGEN or NIDEN is LOW.

When this bit is set to 1, the trace unit behavior deviates from architecturally-specified behavior.

TSNODELAY, [4]

Do not delay timestamp insertion based on FIFO depth. The possible values are:

0Timestamp packets are inserted into FIFO only when trace activity is LOW.
1Timestamp packets are inserted into FIFO irrespective of trace activity.
SYNCDELAY, [3]

Delay periodic synchronization if FIFO is more than half-full. The possible values are:

0SYNC packets are inserted into FIFO only when trace activity is low.
1SYNC packets are inserted into FIFO irrespective of trace activity.
OVFLW, [2]

Force overflow if synchronization is not completed when second synchronization becomes due. The possible values are:

0No FIFO overflow when SYNC packets are delayed.
1Forces FIFO overflow when SYNC packets are delayed.

When this bit is set to 1, the trace unit behavior deviates from architecturally-specified behavior.

IDLEACK, [1]

Force idle-drain acknowledge high, CPU does not wait for trace to drain before entering WFX state. The possible values are:

0ETM trace unit idle acknowledge is asserted only when the ETM trace unit is in idle state.
1ETM trace unit idle acknowledge is asserted irrespective of the ETM trace unit idle state.

When this bit is set to 1, trace unit behavior deviates from architecturally-specified behavior.

AFREADY, [0]

Always respond to AFREADY immediately. Does not have any interaction with FIFO draining, even in WFI state. The possible values are:

0ETM trace unit AFREADYM output is asserted only when the ETM trace unit is in idle state or when all the trace bytes in FIFO before a flush request are output.
1ETM trace unit AFREADYM output is always asserted HIGH. When this bit is set to 1, trace unit behavior deviates from architecturally-specified behavior.

The TRCAUXCTLR can be accessed through the external debug interface, offset 0x018.

Non-ConfidentialPDF file icon PDF versionARM 100241_0001_00_en
Copyright © 2016, 2017 ARM Limited or its affiliates. All rights reserved.