C10.18 Sequencer Reset Control Register

The TRCSEQRSTEVR characteristics are:

Resets the sequencer to state 0.
Usage constraints
  • Accepts writes only when the trace unit is disabled.
  • If the sequencer is used, you must program all sequencer state transitions with a valid event.
Available in all configurations.
See C10.1 ETM register summary.
Figure C10-17 TRCSEQRSTEVR bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.

Reserved, res0.

Selects the resource type to move back to state 0:

0Single selected resource.
1Boolean combined resource pair.
Reserved, res0.

Selects the resource number, based on the value of RESETTYPE:

When RESETTYPE is 0, selects a single selected resource from 0-15 defined by bits[3:0].

When RESETTYPE is 1, selects a Boolean combined resource pair from 0-7 defined by bits[2:0].

The TRCSEQRSTEVR can be accessed through the external debug interface, offset 0x118.

Non-ConfidentialPDF file icon PDF versionARM 100241_0001_00_en
Copyright © 2016, 2017 ARM Limited or its affiliates. All rights reserved.