C10.19 Sequencer State Register

The TRCSEQSTR characteristics are:

Purpose
Holds the value of the current state of the sequencer.
Usage constraints
  • Accepts writes only when the trace unit is disabled.
  • Returns stable data only when TRCSTATR.PMSTABLE==1.
  • Software must use this register to set the initial state of the sequencer before the sequencer is used.
Configurations
Available in all configurations.
Attributes
See C10.1 ETM register summary.
Figure C10-18 TRCSEQSTR bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


[31:2]
Reserved, res0.
STATE, [1:0]

Current sequencer state:

0b00State 0.
0b01State 1.
0b10State 2.
0b11State 3.

The TRCSEQSTR can be accessed through the external debug interface, offset 0x11c.

Non-ConfidentialPDF file icon PDF versionARM 100241_0001_00_en
Copyright © 2016, 2017 ARM Limited or its affiliates. All rights reserved.