C10.24 Counter Value Registers 0-1

The TRCCNTVRn characteristics are:

Purpose
Contains the current counter value.
Usage constraints
  • Can be written only when the ETM trace unit is disabled.
  • The count value is stable only when TRCSTATR.PMSTABLE==1.
  • If software uses counter <n>, then it must write to this register to set the initial counter value.
Configurations
Available in all configurations.
Attributes
See C10.1 ETM register summary.
Figure C10-23 TRCCNTVRn bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


[31:16]
Reserved, res0.
VALUE, [15:0]
Contains the current counter value.

The TRCCNTVRn registers can be accessed through the external debug interface, offsets:

TRCCNTVR0
0x160.
TRCCNTVR1
0x164.
Non-ConfidentialPDF file icon PDF versionARM 100241_0001_00_en
Copyright © 2016, 2017 ARM Limited or its affiliates. All rights reserved.