C10.34 ID Register 2

The TRCIDR2 characteristics are:


Returns the maximum size of the following parameters in the trace unit:

  • Cycle counter.
  • Data value.
  • Data address.
  • VMID.
  • Context ID.
  • Instruction address.
Usage constraints

There are no usage constraints.

Available in all configurations.
See C10.1 ETM register summary.
Figure C10-33 TRCIDR2 bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


Reserved, res0.

CCSIZE, [28:25]

Size of the cycle counter in bits minus 12:

0x0The cycle counter is 12 bits in length.
DVSIZE, [24:20]

Data value size in bytes:

0x00Data value tracing is not implemented.
DASIZE, [19:15]

Data address size in bytes:

0x00Data address tracing is not implemented.
VMIDSIZE, [14:10]

Virtual Machine ID size:

0x1Virtual Machine ID is 8 bits.
CIDSIZE, [9:5]

Context ID size in bytes:

0x4Maximum of 32-bit Context ID size.
IASIZE, [4:0]

Instruction address size in bytes:

0x8Maximum of 64-bit address size.

The TRCIDR2 can be accessed through the external debug interface, offset 0x1E8.

Non-ConfidentialPDF file icon PDF versionARM 100241_0001_00_en
Copyright © 2016, 2017 ARM Limited or its affiliates. All rights reserved.