C10.37 ID Register 5

The TRCIDR5 characteristics are:

Purpose
Returns how many resources the trace unit supports.
Usage constraints
There are no usage constraints.
Configurations
Available in all configurations.
Attributes
See C10.1 ETM register summary.
Figure C10-36 TRCIDR5 bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


REDFUNCNTR, [31]

Reduced Function Counter implemented:

0Reduced Function Counter not implemented.
NUMCCNTR, [30:28]

Number of counters implemented:

0b010Two counters implemented.
NUMSEQSTATE, [27:25]

Number of sequencer states implemented:

0b100Four sequencer states implemented.
[24]

Reserved, res0.

LPOVERRIDE, [23]

Low-power state override support:

1Low-power state override support implemented.
ATBTRIG, [22]

ATB trigger support:

1ATB trigger support implemented.
TRACEIDSIZE, [21:16]

Number of bits of trace ID:

0x07Seven-bit trace ID implemented.
[15:12]

Reserved, res0.

NUMEXTINSEL, [11:9]

Number of external input selectors implemented:

0b100Four external input selectors implemented.
NUMEXTIN, [8:0]

Number of external inputs implemented:

0x1E30 external inputs implemented.

The TRCIDR5 can be accessed through the external debug interface, offset 0x1F4.

Non-ConfidentialPDF file icon PDF versionARM 100241_0001_00_en
Copyright © 2016, 2017 ARM Limited or its affiliates. All rights reserved.