|Non-Confidential||PDF version||ARM 100241_0001_00_en|
|Home > Debug > ETM registers > Single-Shot Comparator Control Register 0|
The TRCSSCCR0 characteristics are:
Enables the single-shot comparator resource to be reset when it occurs, to enable another comparator match to be detected:
|Reset enabled. Multiple matches can occur.|
Selects one or more address range comparators for single-shot control.
One bit is provided for each implemented address range comparator.
Selects one or more single address comparators for single-shot control.
One bit is provided for each implemented single address comparator.
The TRCSSCCR0 can be accessed through the external debug interface, offset