C10.43 Power Down Control Register

The TRCPDCR characteristics are:

Request to the system power controller to keep the ETM trace unit powered up.
Usage constraints
There are no usage constraints.
Available in all configurations.
See C10.1 ETM register summary.
Figure C10-42 TRCPDCR bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.

Reserved, res0.
PU, [3]

Powerup request, to request that power to the ETM trace unit and access to the trace registers is maintained:

0Power not requested.
1Power requested.

This bit is reset to 0 on a trace unit reset.

Reserved, res0.

The TRCPDCR can be accessed through the external debug interface, offset 0x310.

Non-ConfidentialPDF file icon PDF versionARM 100241_0001_00_en
Copyright © 2016, 2017 ARM Limited or its affiliates. All rights reserved.