C10.50 Integration ATB Identification Register

The TRCITATBIDR characteristics are:

Sets the state of output pins shown in the following table.
Usage constraints
  • Available when bit[0] of TRCITCTRL is set to 1.
  • The value of the register sets the signals on the output pins when the register is written.
Available in all configurations.
See C10.1 ETM register summary.
Figure C10-49 TRCITATBIDR bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.

Reserved. Read undefined.
ID, [6:0]

Drives the ATIDMn[6:0] output pins.

When a bit is set to 0, the corresponding output pin is LOW.

When a bit is set to 1, the corresponding output pin is HIGH.

The TRCITATBIDR bit values correspond to the physical state of the output pins.

The TRCITATBIDR can be accessed through the external debug interface, offset 0xEE4.

Non-ConfidentialPDF file icon PDF versionARM 100241_0001_00_en
Copyright © 2016, 2017 ARM Limited or its affiliates. All rights reserved.