C10.52 Integration Instruction ATB In Register

The TRCITIATBINR characteristics are:

Reads the state of the input pins shown in the following table.
Usage constraints
  • Available when bit[0] of TRCITCTRL is set to 1.
  • The values of the register bits depend on the signals on the input pins when the register is read.
Available in all configurations.
See C10.1 ETM register summary.
Figure C10-51 TRCITIATBINR bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.

For all non-reserved bits:

  • When an input pin is LOW, the corresponding register bit is 0.
  • When an input pin is HIGH, the corresponding register bit is 1.
  • The TRCITIATBINR bit values always correspond to the physical state of the input pins.
Reserved. Read undefined.
Returns the value of the AFVALIDMn input pin.
Returns the value of the ATREADYMn input pin.

The TRCITIATBINR can be accessed through the external debug interface, offset 0xEF4.

Non-ConfidentialPDF file icon PDF versionARM 100241_0001_00_en
Copyright © 2016, 2017 ARM Limited or its affiliates. All rights reserved.