C10.62 Device Architecture Register

The TRCDEVARCH characteristics are:

Identifies the ETM trace unit as an ETMv4 component.
Usage constraints
There are no usage constraints.
Available in all configurations.
See C10.1 ETM register summary.
Figure C10-60 TRCDEVARCH bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.

ARCHITECT, [31:21]

Defines the architect of the component:

0x4ARM JEP continuation.
0x3BARM JEP 106 code.

Indicates the presence of this register:

0b1Register is present.
REVISION, [19:16]

Architecture revision:

0b0000Architecture revision 0.
ARCHID, [15:0]

Architecture ID:

0x4A13ETMv4 component.

The TRCDEVARCH can be accessed through the external debug interface, offset 0xFBC.

Non-ConfidentialPDF file icon PDF versionARM 100241_0001_00_en
Copyright © 2016, 2017 ARM Limited or its affiliates. All rights reserved.