A.8 L2 error signals

The processor has signals for errors in the Level 2 cache.

Table A-10 L2 error signals

Signal Direction Description
nEXTERRIRQ Output

Error indicator for memory transactions with a write response error condition.

nINTERRIRQ Output

Error indicator for L2 RAM double-bit ECC error.

Non-ConfidentialPDF file icon PDF versionARM 100241_0001_00_en
Copyright © 2016, 2017 ARM Limited or its affiliates. All rights reserved.