3.3.7 Interface Monitor Control Register

This register enables all interface monitor control.

Usage constraints
Accessible using both Secure and Non-secure accesses, unless you set bit[1] of the Secure Access Register to disable Non-secure accesses to this register.
Available in all CCI-550 configurations.
See 3.2 Register summary for more information.
The following figure shows the bit assignments.
Figure 3-7 debug_ctrl register bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.

The following table shows the bit assignments.

Table 3-9 debug_ctrl register bit assignments

Enable bit:
0Interface Monitor counters and flags are set to 0.
1Enable all Interface Monitors.
Related reference
3.3.2 Secure Access Register
Non-ConfidentialPDF file icon PDF versionARM 100282_0100_00_en
Copyright © 2015, 2016 ARM. All rights reserved.