Non-ConfidentialPDF file icon PDF versionARM 100282_0100_00_en
ARM® CoreLink™ CCI-550 Cache Coherent Interconnect Technical Reference ManualRevision r1p0
Home > Programmers model > Register descriptions > Event Count Registers

3.3.16 Event Count Registers

One of these 32-bit RW registers exists for each of the eight corresponding event counters.

You can reset all event counter values to zero by writing a 1 to the PMCR bit[1].
Non-ConfidentialPDF file icon PDF versionARM 100282_0100_00_en
Copyright © 2015, 2016 ARM. All rights reserved. 
Home > Programmers model > Register descriptions > Event Count Registers