A.8.3 Write data response channel signals

A slave uses the write response channel to respond to write transactions. All write transactions require completion signaling on the write response channel.

The following table shows the write data response channel signals.

Table A-10 Write data response channel signals

Signal
Direction
Description
BIDSx[n:0]
Output
Write response ID.
The width of this signal is IMPLEMENTATION DEFINED.
BRESPSx[1:0]
Output
Write response.
BUSERSx[n:0]
Output
The specified extension to the B payload.
The width of this signal is IMPLEMENTATION DEFINED.
BVALIDSx
Output
Write response is valid.
BREADYSx
Input
Write response is ready.
BTRACESx
Output
Write response trace output.
This signal replicates AWTRACESx for the corresponding request, for all writes except Evict transactions.
Non-ConfidentialPDF file icon PDF versionARM 100282_0100_00_en
Copyright © 2015, 2016 ARM. All rights reserved.