A.8.4 Read address channel signals

The following table shows the read address channel signals.

Table A-11 Read address channel signals

Signal
Direction
Description
ARIDSx[n:0]
Input
Read address ID.
The width of this signal is IMPLEMENTATION DEFINED.
ARADDRSx[n:0]
Input
Read address.
The width of this signal is IMPLEMENTATION DEFINED.
ARREGIONSx[3:0]
Input
Read address region. If the master does not drive this signal, you can tie it LOW.
ARLENSx[7:0]
Input
Read burst length.
ARSIZESx[2:0]
Input
Read burst size.
ARBURSTSx[1:0]
Input
Read burst type.
ARLOCKSx
Input
Read lock type.
ARCACHESx[3:0]
Input
Read cache type.
ARPROTSx[2:0]
Input
Read protection type.
ARDOMAINSx[1:0]
Input
Read domain.
ARSNOOPSx[3:0]
Input
Read snoop request type.
ARQOSSx[3:0]
Input
Read QoS.
ARUSERSx[n:0]
Input
The specified extension to the AR payload.
The width of this signal is IMPLEMENTATION DEFINED.
NSAIDRSx[3:0]
Input Optional extension to AR payload, that transmits the Non-secure access identifier for a request.
ARVALIDSx
Input
Read address is valid.
ARREADYSx
Output
Read address is ready.
ARTRACESx
Input
Read trace input. This signal is replicated on the corresponding RTRACESx output.
ARVMIDEXTSx[3:0]
Input
VMID signal to support DVMv8.1 messages. You can configure whether this signal is present.
Non-ConfidentialPDF file icon PDF versionARM 100282_0100_00_en
Copyright © 2015, 2016 ARM. All rights reserved.