| Non-Confidential |  PDF version | ARM 100282_0100_00_en | ||
| ||||
| Home > Signal descriptions > ACE and ACE-Lite slave interface signals > Coherency address channel signals | ||||
| Non-Confidential | PDF version | ARM 100282_0100_00_en | ||
| ||||
| Home > Signal descriptions > ACE and ACE-Lite slave interface signals > Coherency address channel signals | ||||
Coherency address channel signals provide address and associated control information for snoop transactions.
Table A-13 Coherency address channel signals
Signal
|
Direction
|
Description
|
|---|---|---|
ACADDRSx[n:0]
|
Output
|
Snoop address.
The width of this signal is IMPLEMENTATION DEFINED.
|
ACPROTSx[2:0]
|
Output
|
Snoop protection
type.
|
ACSNOOPSx[3:0]
|
Output
|
Snoop request type.
|
ACVALIDSx
|
Output
|
Snoop address is
valid.
|
ACREADYSx
|
Input
|
The master interface is ready to
accept the snoop address.
|
|
ACVMIDEXTSx[3:0]
|
Output
|
VMID signal to support DVMv8.1 messages. You can configure
whether this signal is present.
If present, this output is driven from the corresponding ARVMIDEXTSx[3:0] input for
all transactions except DVM Complete.
|
| Non-Confidential | PDF version | ARM 100282_0100_00_en |
| Copyright © 2015, 2016 ARM. All rights reserved. |
| Home > Signal descriptions > ACE and ACE-Lite slave interface signals > Coherency address channel signals |