A.9.1 Write address channel signals

These signals carry control information that describes the nature of the data to be transferred. The data is transferred between master and slave using either a read data channel or a write data channel.

The following table shows the write address channel signals.

Table A-17 Write address channel signals

Signal
Direction
Description
AWIDMy[n:0]
Output
Write address ID. The width is the maximum AWID signal width across the slave interfaces + 3 bits, and it is a minimum of 9 bits.
AWADDRMy[n:0]
Output
Write address.
The width of this signal is IMPLEMENTATION DEFINED.
AWREGIONMy[3:0]
Output
Write address region.
AWLENMy[7:0]
Output
Write burst length.
AWSIZEMy[2:0]
Output
Write burst size.
AWBURSTMy[1:0]
Output
Write burst type.
AWLOCKMy
Output
Write lock type.
AWCACHEMy[3:0]
Output
Write cache type.
AWPROTMy[2:0]
Output
Write protection type.
AWQOSMy[3:0]
Output
Write QoS value.
AWUSERMy[n:0]
Output
The specified extension to the AW payload.
AWVALIDMy
Output
Write address is valid.
NSAIDWMy[3:0]
Output Optional extension to AW payload, that transmits the Non-secure access identifier for a request.
AWREADYMy
Input
Write address is ready.
AWTRACEMy
Output
Write trace output. This signal is replicated on the corresponding BTRACEMy input.
Non-ConfidentialPDF file icon PDF versionARM 100282_0100_00_en
Copyright © 2015, 2016 ARM. All rights reserved.