A.9.4 Read address channel signals

These signals carry control information that describes the nature of the data to be transferred. The data is transferred between master and slave using either a read data channel or a write data channel.

The following table shows the read address channel signals.

Table A-20 Read address channel signals

Signal
Direction
Description
ARIDMy[n:0]
Output
Read address ID. The width is the maximum ARID signal width across slave interfaces + 3 bits, and it is a minimum of 6 bits.
ARADDRMy[n:0]
Output
Read address.
The width of this signal is IMPLEMENTATION DEFINED.
ARREGIONMy[3:0]
Output
Read address region.
ARLENMy[7:0]
Output
Read burst length.
ARSIZEMy[2:0]
Output
Read burst size.
ARBURSTMy[1:0]
Output
Read burst type.
ARLOCKMy
Output
Read lock type.
ARCACHEMy[3:0]
Output
Read cache type.
ARPROTMy[2:0]
Output
Read protection type.
ARQOSMy[3:0]
Output
Read QoS value.
ARUSERMy[n:0]
Output
The specified extension to the AR payload.
The width of this signal is IMPLEMENTATION DEFINED.
ARVALIDMy
Output
Read address is valid.
NSAIDRMy[3:0]
Output Optional extension to AR payload, that transmits the Non-secure access identifier for a request
ARREADYMy
Input
Read address is ready.
ARTRACEMy
Output
Read trace output. This signal is replicated on the corresponding RTRACEMy input
Non-ConfidentialPDF file icon PDF versionARM 100282_0100_00_en
Copyright © 2015, 2016 ARM. All rights reserved.