|Home > Programmers model > TCU microarchitectural registers > TCU_STATUS|
This is the TCU Status Information register.
Its characteristics are:
When TCU_SCR.NS_UARCH = 0, Non‑secure accesses to this register are RAZ.
This register exists in all TCU configurations.
The following figure shows the bit assignments.
The following table shows the bit assignments.
Table 3-18 TCU_STATUS register bit assignments
|[15:4]||GNT_XLATE_SLOTS||This is the number of translation slots that are currently allocated to connected nodes. You can use this value for debugging purposes.|