3.7.4 TCU_STATUS

This is the TCU Status Information register.

Its characteristics are:

Usage constraints

When TCU_SCR.NS_UARCH = 0, Non‑secure accesses to this register are RAZ.

Configurations

This register exists in all TCU configurations.

Attributes
Offset

0x08E10

Type

RO

Reset

0x00000000

Width

32

The following figure shows the bit assignments.

Figure 3-4 TCU_STATUS register bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


The following table shows the bit assignments.

Table 3-18 TCU_STATUS register bit assignments

Bits Name Function
[31:16] - Reserved.
[15:4] GNT_XLATE_SLOTS This is the number of translation slots that are currently allocated to connected nodes. You can use this value for debugging purposes.
[3:0] - Reserved.
Non-ConfidentialPDF file icon PDF version100310_0100_00_en
Copyright © 2016–2018 Arm Limited or its affiliates. All rights reserved.