4.9.14 Interrupt Configuration Register, GICP_IRQCR

This register controls the counter interrupts.

The GICP_IRQCR characteristics are:

Usage constraintsThere are no usage constraints.
ConfigurationsAvailable in all GIC-600 configurations.
AttributesSee 4.9 GICP register summary.

The following figure shows the bit assignments.

Figure 4-56 GICP_IRQCR bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


The following table shows the bit assignments.

Table 4-72 GICP_IRQCR bit assignments

Bits Name Function
[31:10] - Reserved, RAZ.
[9:0] SPIID

SPI ID.

Returns 0 if an invalid entry is written.

Creates a level-triggered interrupt if it is owned on chip. Otherwise it behaves as a normal message-based SPI.

In a multichip configuration, the SPIID field must only be programmed to an SPI ID that the chip owns. The relevant GICD_CHIPRn register controls the SPI ownership.

Arm® recommends that if these registers are used, then the SPI must not be used for another device either with a wire or as a message-based interrupt.

Non-ConfidentialPDF file icon PDF version100336_0104_00_en
Copyright © 2016–2018 Arm Limited or its affiliates. All rights reserved.