Non-ConfidentialPDF file icon PDF version100336_0104_00_en
Arm® CoreLink™ GIC-600 Generic Interrupt Controller Technical Reference ManualRevision r1p4
Home > Programmer's model > GICP register summary > Filter Registers, GICP_FRn

4.9.4 Filter Registers, GICP_FRn

These registers configure the filtering of event counter n. The GIC-600 supports five counters, n = 0-4.

The GICP_FRn characteristics are:

Usage constraintsThere are no usage constraints.
ConfigurationsAvailable in all GIC-600 configurations.
AttributesSee 4.9 GICP register summary.

The following figure shows the bit assignments.

Figure 4-46 GICP_FRn bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


The following table shows the bit assignments.

Table 4-62 GICP_FRn bit assignments

Bits Name Function
[31:30] FilterType

Filter type:

0b00 = Filter on core.

0b01 = Filter on INTID.

0b10 = Filter on chip or ITS.

0b11 = Reserved, no effect.
[29] FilterEncoding

0 = Filter on range.

1 = Filter on an exact match.
[28:16] - Reserved.
[15:0] Filter

If the corresponding GICP_EVTYPERn.EVENT indicates an event that cannot be filtered, then the value in this register is ignored.

When the corresponding FilterEncoding == 1, counter n counts events that are only associated with an exact match of the FilterType.

When FilterEncoding == 0, this field is encoded so that the least-significant bit[0] indicates the uppermost of a contiguous span of least-significant FilterType bits that are ignored for the purposes of matching.
Non-ConfidentialPDF file icon PDF version100336_0104_00_en
Copyright © 2016–2018 Arm Limited or its affiliates. All rights reserved. 
Home > Programmer's model > GICP register summary > Filter Registers, GICP_FRn