4.2.11 Configuration ID Register, GICD_CFGID

This register contains information that enables test software to determine if the GIC-600 system is compatible. There is one register per configured chip. The offset determines the chip number.

The GICD_CFGID characteristics are:

Usage constraintsThere are no usage constraints.
ConfigurationsAvailable in all GIC-600 configurations.
AttributesSee 4.2 Distributor registers (GICD/GICDA) summary.

The following figure shows the bit assignments.

Figure 4-11 GICD_CFGID bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.

The following table shows the bit assignments.

Table 4-14 GICD_CFGID bit assignments

Bits Name Function
[63:53] - Reserved, returns zero.
[52:48] PEW

Width of lower part of on-chip core number field, ceiling[log2(max_pe_on_chip)], where max_pe_on_chip is the configuration option that you set, which defines the maximum number of cores on a single chip in the system.

This field is RES0 in versions before r1p2.

[47:44] AFF3

Returns the Affinity3 bits.

[43:40] AFF2

Returns the Affinity2 bits.

[39:36] AFF1

Returns the Affinity1 bits.

[35:32] AFF0

Returns the Affinity0 bits.

[31:21] - Reserved, returns zero.
[20:15] SPIS Number of SPI blocks supported.
[14] AFSL

Chip affinity selection level.

[13] DLPI

Direct LPI registers supported.

[12] LPIS LPI supported.
[11:8] - Reserved, returns zero.
[7:4] SNUM

Chip number.

[3:1] - Reserved, returns zero.
[0] SO Chip offline.
Non-ConfidentialPDF file icon PDF version100336_0104_00_en
Copyright © 2016–2018 Arm Limited or its affiliates. All rights reserved.