4.6.4 Operations Register, GITS_OPR

This register controls cache lock.

The GITS_OPR characteristics are:

Usage constraintsThere are no usage constraints.
ConfigurationsAvailable in all GIC-600 configurations that have one or more ITS blocks.
AttributesSee 4.6 ITS control register summary.

The following figure shows the bit assignments.

Figure 4-30 GITS_OPR bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.

The following table shows the bit assignments.

Table 4-39 GITS_OPR bit assignments

Bits Name Function
[63:60] LOCK_TYPE

Lock type supported:

0 = Track.

1 = Trial.

2 = ITS lock.

3 = ITS unlock.

4 = Track abort.

6 = Reserved.

7 = Reserved.

8 = ITS unlock all.

[59:52] - Reserved.
[51:32] DEVICE_ID

0-maximum DeviceID supported.

[31:16] - Reserved.
[15:0] EVENT_ID

8192-maximum EventID supported.

Non-ConfidentialPDF file icon PDF version100336_0104_00_en
Copyright © 2016–2018 Arm Limited or its affiliates. All rights reserved.