4.9.8 Interrupt Contribution Enable Clear Register 0, GICP_INTENCLR0

This register contains the clear mechanism for the counter interrupt contribution enables. The GIC-600 supports five counters, n = 0-4.

The GICP_INTENCLR0 characteristics are:

Usage constraintsThere are no usage constraints.
ConfigurationsAvailable in all GIC-600 configurations.
AttributesSee 4.9 GICP register summary.

The following figure shows the bit assignments.

Figure 4-50 GICP_INTENCLR0 bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


The following table shows the bit assignments.

Table 4-66 GICP_INTENCLR0 bit assignments

Bits Name Function
[31:5] - Reserved, RAZ.
[4:0] INTEN

Interrupt enable. The INTEN[n] bit is the interrupt disable for counter n. This field resets to an unknown value.

Writing 1 to a bit location clears the interrupt enable for the associated counter.

Writing 0 to a bit location has no effect. To enable a counter interrupt enable, use the GICP_INTENSET0 register.

Reads return the state of the interrupt enables.

Non-ConfidentialPDF file icon PDF version100336_0104_00_en
Copyright © 2016–2018 Arm Limited or its affiliates. All rights reserved.