4.6.5 Operation Status Register, GITS_OPSR

This register indicates cache lock status.

The GITS_OPSR characteristics are:

Usage constraintsThere are no usage constraints.
ConfigurationsAvailable in all GIC-600 configurations that have one or more ITS blocks.
AttributesSee 4.6 ITS control register summary.

The following figure shows the bit assignments.

Figure 4-31 GITS_OPSR bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.

The following table shows the bit assignments.

Table 4-40 GITS_OPSR bit assignments

Bits Name Function

Request to GITS_OPR completed.

[62] REQUEST_PASS Request to GITS_OPR completed without error.
[61] REQUEST_IN_PROGRESS Translation in progress.
[60:49] - Reserved.

Locked entry in cache corresponds to request.

[47:45] - Reserved.
[44:32] TARGET Target of interrupt requested.
[31:16] - Reserved.
[15:0] PID

Physical ID of interrupt requested.

Non-ConfidentialPDF file icon PDF version100336_0104_00_en
Copyright © 2016–2018 Arm Limited or its affiliates. All rights reserved.