Non-Confidential | ![]() | 100336_0104_00_en | ||
| ||||
Home > Programmer's model > ITS control register summary > Operation Status Register, GITS_OPSR |
This register indicates cache lock status.
The GITS_OPSR characteristics are:
Usage constraints | There are no usage constraints. |
Configurations | Available in all GIC-600 configurations that have one or more ITS blocks. |
Attributes | See 4.6 ITS control register summary. |
The following figure shows the bit assignments.
The following table shows the bit assignments.
Table 4-40 GITS_OPSR bit assignments
Bits | Name | Function |
---|---|---|
[63] | REQUEST_COMPLETE |
Request to GITS_OPR completed. |
[62] | REQUEST_PASS | Request to GITS_OPR completed without error. |
[61] | REQUEST_IN_PROGRESS | Translation in progress. |
[60:49] | - | Reserved. |
[48] | ENTRY_LOCKED |
Locked entry in cache corresponds to request. |
[47:45] | - | Reserved. |
[44:32] | TARGET | Target of interrupt requested. |
[31:16] | - | Reserved. |
[15:0] | PID |
Physical ID of interrupt requested. |