4.4.4 Function Control Register, GICR_FCTLR

This register controls the scrubbing of all RAMs in the associated Redistributor.

The GICR_FCTLR characteristics are:

Usage constraintsThere are no usage constraints.
ConfigurationsAvailable in all GIC-600 configurations.
AttributesSee 4.4 Redistributor registers for control and physical LPIs summary.

The following figure shows the bit assignments.

Figure 4-20 GICR_FCTLR bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


The following table shows the bit assignments.

Table 4-25 GICR_FCTLR bit assignments

Bits Name Function
[31] QD

Q-Channel deny:

0 = Allow Q-Channel accesses.

1 = Deny Q-Channel accesses.

[30:7] - Reserved, RAZ/WI.
[6:4] CGO

One bit per clock gate:

0 = Use full clock gating.

1 = Leave clock running.

Note:

CGO must be set if clock gates are not implemented.
[3:1] - Reserved, RAZ/WI.
[0] SIP

Scrub in progress:

0 = No scrub in progress.

1 = Scrub in progress.

This bit is read and written by software. When a scrub is complete, the GIC clears the bit to 0.

Non-ConfidentialPDF file icon PDF version100336_0104_00_en
Copyright © 2016–2018 Arm Limited or its affiliates. All rights reserved.